Universal Bufferless Routing
نویسندگان
چکیده
In a routing problem, a set of packets must be routed from their sources to their destinations along specified paths in a connected network. Given paths with congestion C and dilation D a lower bound on the routing time is Ω(C + D). The celebrated result of Leighton, Maggs and Rao (1988) established, non-constructively, the existence of a routing schedule which uses constant size buffers and routes the packets in optimal time O(C + D). Since then, constructive algorithms, as well as generalizations to distributed, buffered routing schedules have been developed. A long standing open problem is to give or show the existence of bufferless routing algorithms with optimal performance guarantees. This is the problem we address here. Our main result is a new deterministic technique that constructs a universal bufferless algorithm by emulating a universal buffered algorithm. The heart of the emulation is to replace packet buffering with packet circulation on regions of the network. The cost of the emulation on the routing time is proportional to the square of the node buffer size used by the buffered algorithm. We apply this emulation to a simple randomized universal buffered algorithm to obtain a distributed, universal bufferless algorithm with routing time the optimal routing time within a poly-logarithmic factor: O ( (C +D) · log3(n+N) , where n is the size of the network and N is the number of packets.
منابع مشابه
Bufferless and Minimally-Buffered Deflection Routing
A conventional Network-on-Chip (NoC) router uses input buffers to store in-flight packets. These buffers improve performance, but consume significant power. It is possible to bypass these buffers when they are empty, reducing dynamic power, but static buffer power remains, and when buffers are utilized, dynamic buffer power remains as well. To improve energy efficiency, bufferless deflection ro...
متن کاملMaking-a-stop: A new bufferless routing algorithm for on-chip network
In the deep submicron regime, the power and area consumed by router buffers in network-on-chip (NoC) have become a primary concern. With buffers elimination, bufferless routing is emerging as a promising solution to provide power-and-area efficiency for NoC. In this paper, we present a new bufferless routing algorithm that can be coupled with any topology. The proposed routing algorithm is base...
متن کاملBufferless transmission in complex networks
Complex bufferless networks such as on-chip networks and optical burst switching networks haven’t been paid enough attention in network science. In complex bufferless networks, the store and forward mechanism is not applicable, since the network nodes are not allowed to buffer data packets. In this paper, we study the data transmission process in complex bufferless networks from the perspective...
متن کاملAdaptive Cluster Throttling: Improving High-Load Performance in Bufferless On-Chip Networks
Higher core counts and increasing focus on energy efficiency in modern Chip Multiprocessors (CMP) have led to renewed interest in simple and energy-efficient Network-on-Chip (NoC) designs. Several recent proposed designs trade off network capacity for efficiency, based on the observation that traditional networks are overprovisioned for many workloads. Bufferless routing is one such example. Ho...
متن کاملDesign of Bufferless On-Chip Routers Providing In-Order Packet Delivery
Previous bufferless router designs require to drop and retransmit packets or deflect them each time a network channel get conflicted. These approaches, unfortunately, make data packets and even their flits arrive at destinations out-of-order. In this work, we present a new bufferless router architecture that provides in-order packet delivery. The key idea is to utilize pipeline registers at cha...
متن کامل